

FEATURES

- 395 (H) by 578 (V) Pixel Format
- 22 μm Square Pixels
- Active Area 12.7 x 8.5 mm
- Low Pixel Readout Noise
- Visible Light and X-ray Sensitive
- Uniform Response over Whole Image Area
- High Charge Transfer Efficiency
- Wide Dynamic Range
- Radiation Tolerant
- Advanced Inverted Mode Operation (AIMO)

APPLICATIONS

- Spectroscopy
- Scientific Imaging
- TDI Operation

INTRODUCTION


The CCD62-06 series inverted mode sensor has a 385 x 578 pixel format, each pixel being 22 μm square. Devices feature very low noise operation at cryogenic temperatures and are available in three quality grades.

The image sensing area of 12.7 x 8.5 mm is intended for use in the full-frame method of operation, either in slow-scan mode or in time delay integration mode with final readout through the on-chip register and output amplifier. Signals are usually fed to a frame-store or computer for processing and reformatting for display purposes.

Standard three-phase clocking and buried channel charge transfer are employed. This device has an Advanced Inverted Mode structure which gives the full advantages of Inverted Mode operation whilst minimising the loss of full-well capacity.

The CCD62-06 inverted mode sensor is primarily intended to suit the requirements of astronomy and scientific measuring instruments but is suitable for use by other specialist users in applications requiring precise image analysis measurements over a very wide dynamic range.

The CCD62-06 is an upgraded version of the CCD02-06 with an improved output amplifier. The two devices are pin compatible.



TYPICAL PERFORMANCE

Pixel readout frequency	20 - 12000	kHz
Output amplifier sensitivity	1.7	$\mu\text{V}/\text{e}^-$
Peak signal	300	ke^-/pixel
Dynamic range	75000:1	
Spectral range	420 - 1060	nm
Readout noise (at 253 K, 20 kHz)	4	$\text{e}^- \text{ rms}$
QE at 700 nm	45	%
Peak output voltage (unbinned)	420	mV

GENERAL DATA

Format

Image region (section A)	385(H) x 288	pixels
Image region (section B)	385(H) x 290	pixels
Image area (sections A + B)	12.7 x 8.5	mm
Pixel pitch (row and column)	22 x 22	μm

Package

Package size	25.4 x 15 mm
Number of pins	20
Inter-pin spacing	2.54 mm
Inter-row spacing	15.24 mm
Window material	quartz or removable glass

PERFORMANCE

	Min	Typical	Max	
Peak charge storage (see note 1)	200k	300k	-	e ⁻ /pixel
Peak output voltage (unbinned)	-	420	-	mV
Dark signal at 293 K (see note 2 and 3)	-	200	400	e ⁻ /pixel/s
Charge transfer efficiency (see note 4):				
parallel	-	99.9999	-	%
serial	-	99.9993	-	%
Output amplifier sensitivity	1.3	1.7	2.1	μV/e ⁻
Readout noise at 253 K (see notes 3 and 5)	-	4	7	rms e ⁻
Readout frequency (see note 6)	-	20	12 000	kHz
Response non-uniformity (std. deviation)	-	3	-	% of mean
Dark signal non-uniformity (std. deviation) (see notes 3 and 7)	-	100	200	e ⁻ /pixel/s
Output node capacity relative to image section	-	2.0	-	

ELECTRICAL INTERFACE CHARACTERISTICS

Electrode capacitances (measured at mid-clock level):

	Min	Typical	Max	
IØ/IØ interphase	-	0.6	-	nF
RØ/RØ interphase	-	20	-	pF
IØ/SS	-	3.0	-	nF
RØ/SS	-	50	-	pF
Output impedance	-	250	-	Ω

NOTES

- Signal level at which resolution begins to degrade.
- Measured with V_{SS} = 9.5 V. The typical average (background) dark signal at any temperature T (kelvin) between 230 and 300 K is given by:

$$Q_d/Q_{d0} = 1.14 \times 10^6 T^3 e^{-9080/T}$$

where Q_{d0} is the dark current at 293 K. Note that this is typical performance and some variation may be seen between devices. Below 230 K additional dark current components with a weaker temperature dependence may become significant.

- This test is carried out on all sensors.
- CCD characterisation measurements made using charge generated by X-ray photons of known energy.
- Measured using a dual-slope integrator technique (i.e. correlated double sampling) with a 10 μs integration period.
- Readout above 12 000 kHz can be achieved but performance to the parameters given cannot be guaranteed.
- Measured between 253 and 293 K, excluding white defects.

BLEMISH SPECIFICATION

Traps Pixels where charge is temporarily held. Traps are counted if they have a capacity greater than 200 e⁻ at 253 K.

Slipped columns Are counted if they have an amplitude greater than 200 e⁻.

Black spots Are counted when they have a responsivity of less than 90% of the local mean signal illuminated at approximately half saturation.

White spots

Are counted when they have a generation rate 100 times the specified maximum dark signal generation rate at 293 K (measured between 233 and 273 K). The typical temperature dependence of white spot blemishes is different from that of the average dark signal and is given by:

$$Q_d/Q_{d0} = 122T^3 e^{-6400/T}$$

White column

A column which contains at least 9 white defects.

Black column

A column which contains at least 9 black defects.


GRADE	0	1	2
Column defects:			
black or slipped	0	1	3
white	0	0	0
Black spots	4	6	80
Traps > 200 e ⁻	0	1	5
White spots	10	10	15

Grade 5 Devices which are fully functioning, but with image quality below that of grade 2 and which may not meet all other performance parameters


Minimum separation between adjacent black columns 50 pixels

Note The effect of temperature on defects is that traps will be observed less at higher temperatures but more may appear below 253 K. The amplitude of white spots and columns will decrease rapidly with temperature.


TYPICAL OUTPUT CIRCUIT NOISE (Measured at 140 K using clamp and sample)




TYPICAL SPECTRAL RESPONSE AT 20 °C (No window)




TYPICAL VARIATION OF DARK SIGNAL WITH SUBSTRATE VOLTAGE



TYPICAL VARIATION OF DARK SIGNAL WITH TEMPERATURE



DEVICE SCHEMATIC



For device operation in the full-frame mode:

$$IØ1 = AØ1 + BØ1$$

$$IØ2 = AØ2 + BØ2$$

$$IØ3 = AØ3 + BØ3$$

CONNECTIONS, TYPICAL VOLTAGES AND ABSOLUTE MAXIMUM RATINGS


PIN	REF	DESCRIPTION	PULSE AMPLITUDE OR DC LEVEL (V) (see note 8)			MAXIMUM RATINGS with respect to V_{SS}
			Min	Typical	Max	
1	SS	Substrate	8	9.5	11	-
2	AØ1	Section A drive pulse, phase 1	10	12	15	± 20 V
3	AØ2	Section A drive pulse, phase 2	10	12	15	± 20 V
4	AØ3	Section A drive pulse, phase 3	10	12	15	± 20 V
5	TD	Test structure drain	see note 9			-0.3 to +25 V
6	TS	Test structure source	see note 9			-0.3 to +25 V
7	RD	Reset transistor drain	15	17	19	-0.3 to +25 V
8	ØR	Output reset pulse	10	12	15	± 20 V
9	OD	Output drain (see note 10)	24	28	31	-0.3 to +25 V
10	OS	Output transistor source	see output circuit			-0.3 to +25 V
11	RØ3	Readout register, phase 3 (clock pulse)	8	10	15	± 20 V
12	RØ2	Readout register, phase 2 (clock pulse)	8	10	15	± 20 V
13	RØ1	Readout register, phase 1 (clock pulse)	8	10	15	± 20 V
14	OG	Output gate	2	3	5	± 20 V
15	ODD	Bias point (see note 10)	24	V_{OD}	30	-0.3 to +30 V
16	BØ3	Section B drive pulse, phase 3	10	12	15	± 20 V
17	BØ2	Section B drive pulse, phase 2	10	12	15	± 20 V
18	BØ1	Section B drive pulse, phase 1	10	12	15	± 20 V
19	IG	Isolation gate	see note 11			± 20 V
20	ABD	Anti-blooming drain	see note 9			-0.3 to +25 V

If all voltages are set to the 'typical' values, operation at or close to specification should be obtained. Some adjustment within the minimum - maximum range specified may be required to optimise performance.

Voltage between pairs of pins: OS to OD ± 15 V.

Maximum current through any source or drain pin: 10 mA.


OUTPUT CIRCUIT




NOTES

- All pulse low levels 0 ± 0.5 V except readout register clocks +1 V.
- Not used. Connect to V_{OD} .
- Maximum voltage with respect to substrate 25 V.
- Not used. Connect to 0 V.
- The amplifier has a DC restore circuit which is internally activated whenever BØ3 is high.
- Not critical; can be a 7.5 mA constant current source, or 3.3 kΩ resistor.


FRAME READOUT TIMING DIAGRAM




DETAIL OF LINE TRANSFER



DETAIL OF OUTPUT CLOCKING



LINE OUTPUT FORMAT



* Partially shielded transition elements

CLOCK TIMING REQUIREMENTS

Symbol	Description	Min	Typical	Max	
T_i	Image clock period	5	10	see note 14	μs
t_{wi}	Image clock pulse width	3	5	see note 14	μs
t_{ri}	Image clock pulse rise time (10 to 90%)	1	10	$0.5t_{oi}$	μs
t_{fi}	Image clock pulse fall time (10 to 90%)	t_{ri}	10	$0.5t_{oi}$	μs
t_{oi}	Image clock pulse overlap	1	3	$0.2T_i$	μs
t_{li}	Image clock pulse, two phase low	1	3	$0.2T_i$	μs
t_{dir}	Delay time, IØ stop to RØ start	3	5	see note 14	μs
t_{dri}	Delay time, RØ stop to IØ start	1	2	see note 14	μs
T_r	Output register clock cycle period	200	see note 15	see note 14	ns
t_{rr}	Clock pulse rise time (10 to 90%)	100	$0.1T_r$	$0.3T_r$	ns
t_{fr}	Clock pulse fall time (10 to 90%)	t_{rr}	$0.1T_r$	$0.3T_r$	ns
t_{or}	Clock pulse overlap	40	$0.5t_{rr}$	$0.1T_r$	ns
t_{wx}	Reset pulse width	30	$0.1T_r$	$0.2T_r$	ns
t_{rx}, t_{fx}	Reset pulse rise and fall times	20	$0.5t_{rr}$	$0.2T_r$	ns
t_{dx}	Delay time, ØR low to RØ3 low	30	$0.5T_r$	$0.8T_r$	ns


NOTES

- No maximum other than that necessary to achieve an acceptable dark signal at the longer readout times.
- As set by the readout period.

OUTLINE

(All dimensions without limits are nominal)

6601A



Outline Note

The device is normally supplied with a temporary glass window for protection purposes. It can also be supplied with a fixed, quartz or fibre-optic window where required.

Ref	Millimetres
A	25.40 ± 0.25
B	15.24
C	8.5
D	6.3
E	14.99 ± 0.20
F	0.55 ± 0.10
G	0.70 ± 0.15
H	2.29 ± 0.23
J	5.0
K	0.46
L	2.54
M	22.86
N	15.85 ± 0.25

ORDERING INFORMATION

Options include:

- Temporary Quartz Window
- Permanent Quartz Window
- Temporary Glass Window

For further information on the performance of these and other options, please contact e2v technologies.

HANDLING CCD SENSORS

CCD sensors, in common with most high performance MOS IC devices, are static sensitive. In certain cases a discharge of static electricity may destroy or irreversibly degrade the device. Accordingly, full antistatic handling precautions should be taken whenever using a CCD sensor or module. These include:

- Working at a fully grounded workbench
- Operator wearing a grounded wrist strap
- All receiving socket pins to be positively grounded
- Unattended CCDs should not be left out of their conducting foam or socket.

Evidence of incorrect handling will invalidate the warranty.

HIGH ENERGY RADIATION

Device characteristics will change when subject to ionising radiation.

Users planning to operate CCDs in high radiation environments are advised to contact e2v technologies.

TEMPERATURE LIMITS

	Min	Typical	Max	
Storage	73	-	373	K
Operating	73	253	323	K

Operation or storage in humid conditions may give rise to ice on the sensor surface on cooling, causing irreversible damage.

Maximum device heating/cooling 5 K/min

Whilst e2v technologies has taken care to ensure the accuracy of the information contained herein it accepts no responsibility for the consequences of any use thereof and also reserves the right to change the specification of goods without notice. e2v technologies accepts no liability beyond that set out in its standard conditions of sale in respect of infringement of third party patents arising from the use of tubes or other devices in accordance with information contained herein.